ABSTRACT Neuromorphic computing, i.e., brainlike computing, has attracted a great deal of attention because of its exceptional performance. For the hardware implementation of neuromorphic systems, the desired key building blocks, artificial synapses, have been intensively investigated recently. However, many issues, such as the small state number, low reliability, and high energy consumption, have complicated the path to real applications. Therefore, methods that can improve the performance of the artificial synapses are highly desired. Although different artificial synapses have diverse working mechanisms, universal optimization strategies that can be applied to most three-terminal field-effect-transistor-type artificial synapses are proposed in this paper. Instead of wasting the third terminal in the device structure, the working condition can be effectively tuned by this third terminal. The key parameters, such as the gate electric field intensity and distribution, can be adjusted, and the performance is thereby tuned. In this manner, multiple performance metrics are optimized, such as the current change per pulse ( I), the linearity, the uniformity, and the power consumption. The mechanisms behind these strategies are also investigated to strengthen the effectiveness. This paper will push the performance of the current artificial synapses to a new level.
I. INTRODUCTION
Although computing systems based on the conventional von Neumann architecture are powerful in handling structural tasks such as mathematical problems, their excellence cannot easily be extended to our current data-centric reality, which includes multi-input complex tasks. This limitation is mainly caused by the intrinsic nature of the von Neumann architecture of bounding computing with memory, which limits its performance. The commonly known von Neumann bottleneck [1] , which was identified from the very beginning of personal computing, is now becoming evident in an age of digital transformation. The growing requirements for personal computing systems to be sufficiently powerful to handle the massive amount of information received from the complex environment make this obstacle more prominent. Therefore, stronger requirements for a new computing system are evoked.
One interesting computing element that is able to handle enormous quantities of data in real-time with very low power consumption is the human brain. Brain-computing has inspired the development of neuromorphic computing. Neuromorphic computing systems mimic the working of the brain and have the features of high parallelism, energy efficiency and fault tolerance, which make them a good alternative or supplementary paradigm to those of current computing [2] - [4] .
Although the necessary software implementation has already been achieved and produced great success in machine learning and artificial intelligence [5] , the realization of neuromorphic computing from the perspective of the hardware remains challenging because of a lack of suitable functional elements. To achieve a neuromorphic system, a hardware element mimicking the function of the key building block in the brain, i.e., the synapse, is necessary. Artificial synapses that can demonstrate synaptic plasticity are the key.
To date, the reported artificial synapses generally share flaws such as a small multistate number, poor linearity, high energy consumption, and poor repeatability and uniformity [6] - [9] . These weaknesses are the current obstacles impeding true hardware implementation and must be fixed prior to any real application of neuromorphic computing.
Different optimization strategies have been developed and applied to overcome these flaws [9] , [10] , but most of them are fairly technology-specific and can only be effective on one or a few types of devices, lacking universality. Moreover, such solutions require additional fabrication processes, thereby increasing the complexity of the manufacturing process. In our previous work, we found that the device performance of the synaptic transistor was related to the gate terminal [11] . That finding inspired us to further explore the possibility of device optimization using the third terminal, which is commonly present in normal synaptic transistors.
In this work, we proposed new optimization strategies that can be easily generalized to most three-terminal artificial synapses. Because the device performance in the threeterminal synapse is normally directly related to the gate electric field and the channel current, tuning those two factors through the third terminal will have a prominent influence on the device performance. By making full use of all three terminals, it is possible to improve the multiple performance metrics with simple electrical operations after the device fabrication. A comprehensive study was performed based on our flexible artificial memristor prototype device to justify these strategies and the mechanisms behind them, and it provided a whole new paradigm for the effective and low-cost artificial synapse performance optimization.
II. SYNAPTIC DEVICES A. BIOLOGYCAL AND ARTIFICIAL SYNAPSES
In the human brain, there are approximately 100 billion neurons and synapses. In a neuron, electrical signals from the dendrites and soma propagate through the axon to the axon tips, where the signal is transferred to the next neuron across a synapse. The synapse is the structure between two neurons, and it consists of the presynaptic neuron, the synaptic cleft, and the postsynaptic neuron [12] . Figure 1 shows a schematic diagram of the synapse.
Synapses are essential to the brain function. Information is filtered and integrated when it is sent from a presynaptic neuron to a postsynaptic neuron across a synapse. Important cognitive functions are related to the synapses, such as information processing, learning, and memory [12] . A characteristic of the synapses that is critical to these functions is synaptic plasticity. The strength of the connections between the preand postsynaptic neurons is called the synaptic weight; synaptic plasticity is the ability of the synaptic weights to change according to the stimulation history, adapting the synaptic response for optimal functioning.
Synaptic plasticity is the key feature that would allow neuromorphic systems to achieve the foreseen capabilities for processing and abstracting information [13] . In a synaptic device, the feature of interest, the output, should be related to both the actual stimulus and the stimulus history.
B. APPROCHESE TO ARTIFICIAL SYNAPSES
A clear approach to this critical hardware element, which is necessary to enable the building of an artificial synapse, is lacking. The element was first attempted using siliconbased circuits to imitate a component with synaptic properties, but that approach was deemed to be inefficient both in energy consumption and in integration [4] , [14] , [15] . The situation has remained unchanged until the recent development of the memristor [16] .
The memristor is known as the fourth basic circuit element (besides the resistor, capacitor, and inductor). It was proposed theoretically in the early 1970s [17] but remained as an abstraction until its successful implementation reported in [16] . According to Strukov et al., the memristor describes the relationship between the flux and the electric charge. It can be defined through the equations:
v is the voltage applied across the two terminals of the memristor, and i is the current across the memristor. The historyrelated R represents the memristance [16] . These equations suggest time-related properties that represent the memory features. Increasingly more memristors were reported afterwards. The memristor, as it is defined, should be a passive two-terminal device that acts as a time-dependent resistor [17] . That means that with the same stimulating input, the resistance value will vary and be related to the stimulation history. This feature of a memristor meets the requirements of an artificial synapse very well, and thus, the memristor has been deemed to be the most promising device to serve as an artificial synapse. There are various types of devices that can be considered as memristors. They adopt different structures, materials, and working mechanisms, but all fulfill the basic functional idea of a memristor. We here separate the different memristors into two groups according to their structures.
1) TWO-TERMINAL DEVICES a: ANION/CATION-BASED MEMRISORS
Anion-and cation-based memristors are currently the most widely used. These two-terminal memristors normally use a fixed voltage across the device as the input, and the conductivity (or the channel current under a fixed input voltage) of the device can be viewed as the synaptic weight. When a voltage is applied across the device, the electric field induces the migration of anions or cations and gradually forms filaments between the electrodes that change the resistance. In anion-based memristors, oxygen vacancies are considered the migrating species, and the materials used in this type of device are normally oxides, such as TiO x [16] , [18] , TaO x [19] , [20] , WO x [21] , SiO x [22] , and MnO x [22] . In cation-based memristors, the filaments are formed by the metal cations from the electrodes. In this case, the materials of the memristor normally include an active anode (Ag or Cu) and an inner cathode (Pt or Wu) separated by a solid electrolyte (a chalcogenide, oxide or halide) [23] , [24] . Figure 2 shows the structure and mechanism of these filament-based memristors.
Although the anion/cation-based memristors have been the most extensively studied, the lack of control of the formation and the rupture of the nanofilaments in the device leads to poor device repeatability and uniformity, which has hindered the device's implementation in real applications.
b: OTHER TWO-TERMINAL MEMRISTORS
In addition to anion/cation migration, there are also other mechanisms that have been used to form a two-terminal memristor. For instance, in the case of ferroelectric devices, the gradual polarization of the ferroelectric materials could be caused by the electrical inputs. The degree of polarization affects the conductivity by changing the carriers' tunneling or injection [25] , [26] . Spin-based memristors have also been studied: spintronic [27] and spin transfer torque MRAM memristors [27] are examples of this type.
2) THREE-TERMINAL DEVICES
Three-terminal devices, normally field effect transistors, can also work as synaptic devices [28] - [31] . In a two-terminal device, the voltage can be only generated from the two electrodes that the current flows through, so the input and output ports are the same. However, in a three-terminal transistor, the input and output ports depend on the testing configuration. Since the gate is isolated from the source/drain and the channel by a dielectric layer, the only current flowing through a memristor is the channel current. Thus, the output port has to be the source-drain port. On the other hand, the input port can be either the gate-source/drain port or the drain-source port. Thus, the voltage and the current in equations (1) and (2) may originate from different ports. Strictly speaking, the field effect transistor should not be seen as a memristor. However, since a memristive relationship exists between its voltage and current, the memristor concept can also be applied in such broader cases, mainly because there are memristive components in a memristive transistor.
The gate terminals in three-terminal memristors are normally essential for the memristive function. In almost all cases, the gate voltage triggers a gradual change in the channel area or the dielectric/channel interface and effectively tunes the carrier activity. If the change can last for a long time, then the basic requirements of a memristor, conductivity tuning and memory, can be fulfilled. Currently, most memristive transistors operate by carrier trapping/detrapping [8] , [29] , [32] , but sometimes, other processes are also involved [31] .
III. PERFORMANCE METRICS AND OPTIMIZING STRATAGIES

A. PERFORMANCE METRICS OF MEMRISTORS
The evaluation of synaptic devices should focus on the specific performance metrics of neuromorphic computing. Generally, a neuromorphic system can be more powerful if the building blocks have more discrete multilevel states, a longer retention time, better linearity, a smaller size, smaller energy consumption, and better repeatability and uniformity [13] .
The more abundant, more stable and more linear the states are, the better the performance of the neuromorphic system can be [13] . More discrete states mean that the difference caused by a single stimulation is larger, which will help to overcome the noise and decrease errors. In addition, the small size brings better repeatability and uniformity, enabling a more integrated system. A low device energy consumption clearly decreases the total energy consumption in a neuromorphic system, and that can also be seen as a major advantage when comparing it with other systems [4] , [13] , [33] .
B. OPTIMIZING STRATEGIES
For two-terminal memristors, the optimizations are mainly achieved by changing old materials, such as by doping, or using new materials. Optimization can also be done by adjusting the device structure and/or fabrication processes. For a certain input type (normally, voltage pulses with a VOLUME 6, 2018 certain intensity and frequency), the performance in a fabricated device is relatively fixed [24] . For three-terminal devices, similar optimizations can be done [7] , [10] but are more case-sensitive. Different transistor-type synapses have diverse working mechanisms behind the memristive functions, which makes it extremely difficult to find a common method of optimization, especially for multiple metrics at the same time.
The previous works realized three-terminal memristors either by applying constant voltages on the source and drain while using the gate terminal to apply the stimulation signals or by connecting the gate terminal with the source/drain terminal to act similar to a single terminal so that the device can work similar to a pseudo two-terminal memristor [34] . These ways only utilized two terminals to apply signals and ignored the three-terminal nature of the field effect transistor structure, thus wasting the chance to make full use of it.
Here, we propose new and generalized optimization strategies suitable for most field effect transistor-type three-terminal memristors adopting trap-related mechanisms. As mentioned earlier, most device performance metrics are related to the gate electric field. Because both the gate stimulation and the drain/source stimulation can induce gate electric field changes, we can make full use of them for optimization on multiple performance metrics simultaneously. (It is worth mentioning that the source and drain terminals are equal in function and structure; we use the source terminal as the reference (V s = 0 V) in the rest of the manuscript, but exchanging the roles of the source and drain terminals is also acceptable.) The output port is the drain-source port, and the channel current can be seen as the synaptic weight. The input port can either be the gate source or the drain source. Our strategies would thus lead to an optimal voltage intensity configuration for all three terminals in the synaptic device.
There are two ways to utilize all the three terminals to change the device performance. Most neuromorphic systems adopt protocols in which the input signals have a fixed intensity, and the information is carried by the number and frequency of the pulsed signals. To adopt that protocol, we have to separate our optimization strategies into two phases. The first is to change the voltage distribution under a fixed field intensity. Figure 3 (a) illustrates this strategy; it is suited for the early stage of the device optimization, in which the total electric field intensity is limited by the device itself, but the input signal can be adjusted. As an extreme example, a 4-V potential difference between the gate and the drain can be achieved either by applying a 4-V voltage on the gate terminal and 0 V on the drain terminal or the reverse. These two configurations are different. First, the electric field distribution would be different. If the pulses are applied from the gate, then the input will affect the whole channel, while if the signals are from the drain terminal, then the gate electric field near the source would feel less effect. Second, the current conditions are different. The input-induced I would be different with different input ports. The current affects the energy consumption and sometimes may affect the degree of response to the input signals. From these perspectives, a comprehensive study of the voltage distribution should be performed. The intensity of the input signal can be determined in this phase. One of the terminals (gate or drain) should be fixed as the input, and the other one can be used for fine tuning in the next stage.
The second stage of the optimization is to change the effective electric field intensity without changing the input signals. This step is suited for the later stage of the device optimization, in which the voltage distribution has been roughly decided and the input signal has been set but the tuning signal from the other terminal can be adjusted. In this way, other performance metrics such as the repeatability and uniformity can be optimized. In a two-terminal memristor, we cannot easily change the electric field intensity without changing the input signals. However, in a three-terminal memristor, the working condition can be changed with a fixed input signal by tuning the third terminal. Figure 3 (b) illustrates this strategy. The gate electric field is determined by the potential difference between the gate and the drain. Changing the gate electric field while keeping one of the terminals (the input) constant by adjusting the other terminal is possible. Either the gate or the drain can be used as the input, and the other one is the tuning terminal. Figure 3(a) shows one of the cases that uses the drain as the input, while the gate is the tuning terminal.
By making full use of all the three terminals, the threeterminal transistors can achieve performance optimization after their fabrication, thus decreasing the process complexity and increasing the functional flexibility. Multiple performance metrics can be tuned by these strategies, thus providing an effective, simple, and generalized approach. We designed and fabricated a three-terminal memristor and studied the main aspects using the optimization strategy outlined above, and the conclusion could be generalized to most three-terminal memristors. Figure 4 shows the schematic diagram of a single-wall carbon nanotube (SWCNT) transistor-based memristor; it adopted a bottom individual gate and bottom-contact structure. The electrodes used Au to increase the chance of carrier injection into the channel, and Cr was used to achieve a better adhesion of Au on the substrate and the dielectric. Aluminum oxide was used as the dielectric material because of its hydrophilic nature, which could help to adsorb more water molecules. Last, the channel material was a composite of SWCNTs and an organic semiconductor polymer. The SWCNTs were used to provide good conductivity and stability and contributed to the memristive mechanism (as will be discussed later). The organic semiconductor was used to obtain a better dispersion and adhesion of the SWCNT network and may provide new features by incorporating special materials such as photoelectrical semiconductors. These extended functions are currently under investigation.
IV. FABRICATION, CHARICTERIZATION, AND WORKING MACHENISM OF THE FLEXIBLE THREE-TERMIANL TRANSISTOR A. DEVICE STRUCTURE AND FABRICATION
Polyimide films with 75-µm thickness were chosen as the substrate for their flexibility and stability. The gate, source, and drain electrode regions were first defined by photolithography, and then, 10 nm Cr and 50 nm Au were deposited by thermal evaporation. The film was then immersed and ultrasonic-treated in ethanol to peel off the unwanted metal region and keep the gate electrode (lift-off). For the dielectric layer, a 20-nm thick Al 2 O 3 thin film was deposited using atomic layer deposition at 200 • C, which is sufficiently enough to maintain the stability of the substrate. The channel area with a length of 20 µm and a width of 200 µm was exposed by opening a window on a photoresist protective layer with further photolithography on top of the source and drain electrodes. The SWCNT/poly(9,9-dioctylfluorene-cobithiophene) (F8T2) composite was prepared by dispersing SWCNTs in F8T2 solution in toluene (0.2 mg/mL). The fabricated structure was then simply immersed into the composite solution for 7.5 h to deposit the SWCNT network embedded in an F8T2 thin film.
By now, a conventional bottom-gate bottom-contact field effect transistor structure was fabricated with normal processes. To further test the uniformity, devices of the same size were fabricated as an array on one substrate. For different devices on the same array, all processes remained the same during the fabrication. The characterization results were confirmed by repeated testing in many devices (over 50 devices). In this work, the relative relations between the performance metrics and the controlled variables were the key conclusions. Since we mainly focused on the changing trends, the absolute value variations between the different devices were acceptable (except for the uniformity tests.)
B. WORKING MACHANISM AND DEVICE CHARACTERIZATION
Experiments and theoretical calculations support the hypothesis that the hysteresis in the SWCNT transistors is caused by H 2 O/O 2 redox couples near the dielectric-channel interface [35] - [37] . The chemical potential of the H 2 O/O 2 redox couple (−5.3 eV when pH = 6) [36] lies near the top of the SWCNT valence band (−4.9 eV) [38] , which enables the electrons to easily move from the SWCNTs to the H 2 O/O 2 redox couples through the electrochemical reaction indicated in following equation [36] :
The population of the transferred electrons is affected by the gate electric field because it would change the chemical potential of the SWCNTs. A more positive gate voltage compared to that of the drain will push the reaction shown in (3) to the right side so that more electrons will be trapped. The trapped electrons remain as electronegative centers on the interface of the dielectric layer and the channel, and this will lead to a screening of the gate electric field. As this reaction would take a relatively long time to reach equilibrium, the response of any new stimulation will be a superposition of the ongoing stimulation and the historical state. These long-lifetime states give the device the function of memory. Generally, the more trapped electrons there are, the larger the current will be. Figure 5 illustrates the process described above.
In this specific implementation of an artificial synapse, the flexible transistor was characterized with the Agilent B1500A semiconductor device analyzer and a probe station. Each terminal was connected to an independent source VOLUME 6, 2018 FIGURE 6. Response to 10000 identical pulses with 10ms duration. measure unit (SMU) to apply voltage signals and measure the current.
The source was biased under 0 V as the postsynaptic terminal, and the drain and the gate were provided with different voltage signals as input/tuning stimulations. The absolute value of the channel current was seen as the postsynaptic current (PSC) to indicate the synaptic weight.
In our previous work, more detailed features of this type of device were characterized [11] . The device showed memristive features such as the pinched hysteresis loop and the stimulation-history-related multilevel states, and multiple forms of synaptic plasticity such as STP, LTP, STDP, and SRDP were also achieved. The experimental results together with the system simulations proved the device's feasibility as a building block of a neuromorphic system. In this work, instead of working on the full characterization of this flexible artificial synapse, we have targeted the performance metrics that are most relevant to the neuromorphic system such as the current change caused by a single pulse ( I), the state number, the dynamic range, the linearity, and the energy consumption. Figure 6 shows an example of the testing results; 10000 pulses with a 10-ms duration were applied on both the drain and the gate. In this specific case, the drain voltage was −4.2 V, and the gate voltage was 0 V. Since in this configuration, all of the gate electric field was induced and controlled by the drain voltage, we can see the drain as the presynaptic terminal. All the pulses were the same, but the PSCs changed with the increasing pulse number. When a negative drain voltage was applied, the potential difference between the gate and the drain would be positive and to some extent equaled the positive gate voltage applied. As discussed before, that situation would induce more electrons to be trapped and form electronegative centers, and the electroscreening effect would enlarge the channel current. The next pulse came before the decay of the enlarged current caused by the previous pulse, so the device's behavior was determined by the ongoing stimulation together with the history of the stimulation. This changing of the state with the same stimulations shows its functioning as an artificial synapse. 
V. OPTIMIZING BY TUNING VOLTAGE DISTRIBUTION
We first used the voltage distribution strategy to find a suitable input range that had a relatively good performance. In this stage, more performance metrics should be considered to obtain a comprehensive understanding of the device's working condition.
The results in Fig. 6 show a near-linear relationship between the pulse number and the PSC, which is ideal for the neuromorphic system application. However, from the working mechanism, we can speculate that the electron trapping process should reach an end at which the trapping and detrapping processes reach an equilibrium, so the current increasing would saturate. To enable a comprehensive comparison among more performance metrics, the process including the saturation part should be demonstrated. A longer pulse duration was used to trap more electrons in a single pulse because the limited pulse number in our testing system could not trap sufficient electrons to saturate the PSC. Figure 7 shows a typical result with voltages applied on both the gate and drain terminals. To avoid unintentional trapping, the signal and reference terminals should use synchronized pulses. The pulse duration was 400 ms, and the measurement stopped when saturation was reached (or an obvious slowing of the current increasing was observed). The PSC first went through a near-linear increase, and then, the increasing speed gradually slowed down, finally reaching saturation. In the whole process, the linear region was favorable. Thus, the features of the linear region were more attractive and worth further investigation.
We used some indicators to illustrate the performances. The first was the state number in the linear region, which could also be seen as an indicator of the linearity; it was obtained by counting the state number in the region, which can be well linear-fitted (adj. R-square >0.99). The other one indicator was the I in the linear region, which can be approximated by dividing the total current change in the linear region by the state number. The dynamic range could be defined by the current difference between the start and the saturated PSC. Finally, the energy consumption can be obtained by multiplying the PSC, the drain voltage, and the pulse duration. The gate current normally is very small compared to the channel current and thus can be ignored. We tested 7 voltage combinations, with a fixed gate-drain potential difference (V G -V D = 4 V) and extracted the indexes mentioned above. The results are shown in Fig. 8 (a)-(d) . We used V D as an indicator of the voltage combinations. From the testing results, we can see that multiple performance metrics are related to the different voltage combinations. I increased under a larger drain voltage, and so as the dynamic range. The linear region state number first increased with the drain voltage and then tended to saturate. The energy consumption showed the opposite trend, increasing with the drain voltage.
By now, the optimized voltage combination was found. We could use one of them as a fixed input and the other for tuning. To achieve the best I, dynamic range, and linearity, more voltage should be applied on the drain terminal. However, that increase would prominently increase the energy consumption. Thus, there is a trade-off between high performance and a low energy consumption. We should choose the best option according to the requirements of a specific application.
VI. OPTIMIZING BY TUNIGN GATE ELECTICAL FIELD INTENSITY
The three-terminal structure not only offers a chance to optimize the device performance by adjusting the voltage distribution between the gate and drain terminals but also provides an extra terminal for tuning and uniformization. According to our second optimization strategy, we should use one of the two stimulation terminals to work under a fixed input pattern and change the other to optimize the performance.
The devices will have some unavoidable variations brought about by the fabrication processes. In real applications, the device uniformity is of great importance to achieving a functioning neuromorphic system, and thanks to the third terminal, the uniformity between different devices can be tuned after the initial optimization. Assume the fabricated devices were optimized with the above strategy and had a fixed input voltage. The uniformity of the devices can be significantly improved by adjusting the voltage on the tuning terminal while holding the input constant because both the gate and drain voltages can have an influence on the device performance.
As mentioned before, since the working states of artificial synapses are normally in the linear region, we here chose a shorter pulse duration to maximize the state number in the linear region and focused on I. In this condition, the I was indicated using the slope k of the line that described the PSC-pulse number relationship, and the ratio between the slopes under the target voltage and the initial voltage (the first voltage tested) k/k 0 was used to show how much I had changed. If k/k 0 > 1, it means that I increased compared with that under the initial testing voltage.
The effective tuning processes through the gate and drain terminals are demonstrated in Fig. 9 and Fig. 10 , respectively. We first changed only the gate voltage while holding the drain voltage constant. Under this condition, I decreased when the gate voltage increased (Fig. 9) . Another method VOLUME 6, 2018 is to hold the gate voltages constant and test the differences caused by the drain voltages. Similar to the results from the fixed V GD tests, I increased with the drain voltage (Fig. 10) .
Using these effects, we could improve the devices' uniformity by compensating for the original variation with the help of the third terminal. First, set a reference device and measure its k 0 . Then, if the target device had a different k, we can tune it to the reference value by changing the gate or drain voltage. As a proof of concept, the device performance comparison before and after tuning, also indicated by the slope ratio k/k 0 (here, k 0 is the slope for the reference device), can be seen in Fig. 11 , using the gate terminal tuning. It is clear that the third-terminal tuning can effectively improve the uniformity. For the next stage, we can obtain a more detailed relationship between the tuning voltage and the tuning effectiveness. If the devices have better uniformity under a certain range of tuning voltage, then we can just simply apply a universal tuning voltage for all the devices.
In this work, we focused on the effectiveness of the threeterminal device optimization, not finding the best performance condition. There were two reasons that we chose this priority. First, we noticed there were trade-offs between the different performance metrics while using the optimization strategies, for example, between the energy consumption and I and between I and the linearity. Hence, it would be better that the readers find the most suitable optimization parameters based on their own requirements. Furthermore, to make a comprehensive investigation, some parameters were not set to the optimized parameters. For example, for the results demonstrated in Fig. 8 , the pulse duration in those tests was long to obtain a full-range characteristic. As an example of the method's feasibility, a high-performance artificial synapse was developed in our previous work, using part of the strategies described here [11] .
VII. INFLUENCING FACTORS
From the results described above, the effectiveness of the electrical tuning strategies was clearly proven. Although some of the physical processes behind these operations were predicted using the device working mechanism, there are still hidden processes affecting the optimization processes. To obtain a better understanding of the whole picture, we must clarify all the influencing factors.
In the voltage combination changing experiment, there were some differences in the field distribution and channel current. The total gate electric fields were similar near the drain terminal but different near the source terminal. When the gate electric field applied through the drain terminal increased, its intensity all around the channel area actually decreased. According to the electrical-field-assisted electron trapping mechanism, the decreased gate electric field should lead to a less significant current change. However, in the results shown in section V, the trend was partly the opposite of that predicted, which means that there were other unknown effects that existed in the working device, and the effect was very likely related to the current. More direct evidence can be seen from Fig. 9 , which further proved that the gate electric field intensity was not the only influencing factor. Changing the gate and drain voltages would also change the channel current. From this point of view, the channel current should also be considered an influencing factor. To justify this speculation, we can go in two directions. One is to eliminate the effect of the current and focus on the performance changes induced by the gate electric field. The other way is to eliminate the change in the gate electric field and focus on the performance changes induced by the current.
First, we must eliminate the current's influence while working on the gate electric field. When the gate voltage was much larger than (>10 times) the drain voltage, the change in the drain voltage (<50% drain voltage) would only induce very small changes in V GD and thus would not significantly affect the gate electric field. However, the channel current could be effectively tuned because of the relatively large change in the driving force (the drain voltage). Thus, we made the gate voltage much larger than the drain voltage and changed the gate voltage to adjust the gate electric field. At the same time, the drain voltage was slightly tuned to maintain the channel current without affecting the gate electric field. The result is shown in Fig. 12 , which indicates that while holding a similar current, the larger the gate electric field is, the larger k/k 0 will be. This experiment's results are consistent with the device working mechanism.
To further prove that the drain voltage was sufficiently small to eliminate its effect on the gate electric field, the same drain voltage change magnitude was applied on the gate (holding V D constant here) to observe its influence. No significant change was obtained by this small variance in the gate voltage compared with the large gate voltage value (so we here use the same reference k 0 as in Fig. 12 , to compare the performance differences caused by the large and small gate voltage changes), thus ruling out the disturbance of the drain voltage. Figure 13 shows the result.
With the effects of both the gate electric field and the current, I decreased with the increased gate voltage. Combining this fact with the results shown in Fig. 12 and Fig. 13 , it is easy to reach the conclusion that a larger channel current would increase I. This conclusion can be strengthened by the second eliminating strategy. A small drain voltage compared with the gate voltage was applied (V t = 0.02 V G ), and then, the drain voltage was changed to a value smaller than 50% of the initial value to observe the slope change. The results are shown in Fig. 14 , which confirms the influence of the channel current. Here, the changes to the gate electric field can be eliminated because V D is negligible compared with V G . From one side, the gate voltage was unchanged. Additionally, the same drain voltage change was applied on the gate to eliminate the drain voltage induced gate electric field change, the same as in the results in Fig. 13 .
VIII. DISCUSSION
Once the influencing factors have been described, in this section, we would like to discuss the possible physical processes behind their workings and provide the foundation for future work.
The fabricated devices' performances were mainly affected by the gate electric field and the channel current, but which of them made the major contribution to the device working condition must be discussed more explicitly. For the electric field, it is easy to understand the process because it is in accordance with the electron-trapping mechanism. However, for the effect of the channel current, the underlying mechanism is still unveiled. Here, we just make some reasonable speculations, but more detailed work must be done to justify them. VOLUME 6, 2018 Although the electron trapping was mainly affected by the gate electric field-controlled energy alignment between the electrochemical potential of the SWCNT and the redox couple, the final current change caused by the trapped electrons was also affected by other factors. On the one hand, the channel current was affected by the channel voltage. The trapped electrons increased the number of holes, but the final I was also related to the potential difference across the channel. Thus, with a larger drain voltage, the base current and I would both increase. This effect explains the drain voltage dependency of I. On the other hand, for the gate-induced current change, the situation might be different. A more positive gate voltage would expel holes in the channel, thus increasing the channel resistance. Moreover, the extra holes induced by the trapped electrons would not easily move to generate a significant current change, and thus, I would be small. Additionally, under a large gate electric field, the electron-trapping process would more easily saturate, and thus, the linearity and the dynamic range would be smaller. In the initial fixed gate electric field tests, the increased gate voltage together with the decreased drain voltage influenced the electron trapping and the hole transmission, resulting in a smaller dynamic range, worse linearity, and smaller I. However, the lower current and drain voltage decreased the energy consumption significantly, so there were some tradeoffs in the performance metrics, which should be considered in practical applications.
On this basis, we can suggest the generalization of these strategies. The gate electric field intensity related tuning can be useful in most transistor-type memristors that use the gate electric field to induce the memristive features. Currentrelated tuning is more feasible for memristive transistors whose states are related to the number of carriers. It is worth mentioning that while applying these optimizing strategies to different types of synaptic transistors, the changing trends for the performance metrics would be consistent with the results demonstrated in this work and thus could guide the device optimization. However, the specific parameters for the device optimization must be explored case by case because of the different carrier trapping processes in different systems. For example, the trapping process in this work was change transfer between the SWCNTs and the redox couple, but the carrier traps could be of a different type and have different properties in another type of device, and that would lead to significant changes in the device working conditions as well as the optimization parameters.
IX. CONCLUSION
In this work, we proposed some new optimization strategies for field effect transistor-based memristors. By changing the gate electric field and the channel current, the device performance can be tuned to an optimized condition. For a fixed electric field intensity, the larger the voltage that was applied on the drain, the better the performance that would be achieved. This optimization could work on multiple performance metrics, such as I, the dynamic range, and the linearity, but with a price of a larger energy consumption. On the other hand, changing the gate electric field intensity would help to improve the uniformity of a device, and this can be achieved by changing the gate voltage or the drain voltage.
The mechanisms behind the optimization strategies were also studied. The gate electric field intensity helped to tune the electron trapping process, while the channel current might affect the trapped electrons' influence and thus would also be an influencing factor. Various three-terminal memristors would benefit from these optimization strategies. The provided new and easy approaches for memristor optimization can shorten the distance between prototype devices and real applications and thus are of great significance. 
